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Abstract—This paper proposes a concept to model
and to simulate the transmitter radio frequency (RF)
frontend using SystemC and its analogue mixed-signal
extension SystemC-AMS. The digital transmitter blocks
are modeled using SystemC, while the analogue mixed-
signal blocks are modeled using SystemC-AMS. These
two parts of the transmitter system can be co-simulated
seamlessly. Simulation results are evaluated by parsing
the trace ﬁle of SystemC simulation using functions
in Matlab. Based on the co-simulation and evaluation
approaches, a complete platform is established. With
the help of this platform, the system level simulation
of RF transmitter can be carried out without many
expenses regarding engineering resource. Based upon
the evaluation results, it cannot only guide us to identify
a suitable architecture, but also assist us to derive
the design speciﬁcation of each building block. The
functionality of this concept as well as the beniﬁt
of employing this platform is shown in a case study
through the identiﬁcation of architecture and derivation
of speciﬁcations for an RF-DAC based transmitter.
Taking advantage of high efﬁciency and popularity
of C++ and comprehensive functionality in Matlab,
this platform can be extended to simulate, design, and
validate a large variety of mixed-signal circuits and
system.
Index Terms—LTE, Transmitter, RF Frontend, Mod-
elling, SystemC/AMS
I. INTRODUCTION
In recent years, chip integration of complex
functionality into a single silicon has become an
important issue in the electronic design. The advances
in technologies have allowed the development of
complex systems on a single chip. With the advent of
nanometer technologies, the analogue/RF and digital
baseband is being integrated on to a single die to
provide a low-power and cost-effective solution [1].
Furthermore, since digital design both scales better
than analogue design and can be adapted easily to new
processes, there is a trend to replace and support as
many analogue circuitry with complex digital blocks.
The design of a complex system-on-chip (SoC)
is based on successful modelling methodologies,
electronic design automation (EDA) tools and
reusable intellectual property (IP) libraries [2].
Along with advances in semiconductor technology,
wireless technology has been evolving from cellular
networks over wireless broadband networks to
wireless personal area networks. An increasing
number of communication standards challenges the
RF transceiver design. The integration of different
wireless standards is of critical importance. However,
the integration should not imply an increase on the size
and power consumption of the chip. A universal RF
transmitter architecture supporting multiple standards
will be a prospective solution, which is known as
multiband, multimode, multistandardtransmitter. As
we move to the commercial wireless technology
deployment of the third generation partnership project
(3GPP) and long term evolution (LTE), there is a
great demand for the integration of a multitude of
these technologies. This scenario requests that the
transceiver architectures be capable to implement
these new applications in a low-voltage, low-power
and low-cost manner. In recent years, several state-
of-the-art RF transmitter architectures are proposed,
which are summarised in Sec. II.
The progress in both semiconductor and wireless
technology results in SoC becoming more and
more heterogeneous, including digital, analogue/RF
hardware, software and even sensors. The design
space exploration and veriﬁcation of such systems
IJMOT-2010-00-000 c© 2010 ISRAMT
INTERNATIONAL JOURNAL OF MICROWAVE AND OPTICAL TECHNOLOGY,  
    VOL.5, NO.6, NOVEMBER 2010
409
IJMOT-2010-11-114 © 2010 ISRAMT
INTERNATIONAL JOURNAL OF MICROWAVE AND OPTICAL TECHNOLOGY
VOL. 5, NO. 6, AUGUST 2010
require appropriate modelling approaches to handle
the ever-increasing complexity to achieve seamless
and high efﬁcient simulation. SystemC is a set of C++
classes and methods that provides a mean to describe
the structure and the behaviour of hardware/software
systems from abstract speciﬁcation to register transfer
level models [3]. Due to its C++ nature, SystemC
provides a good way to facilitate a connection
from system and software engineers to hardware
designers [4]. Compared with other alternatives, such
as Matlab R© Simulink R© or Verilog, the obvious
advantage of SystemC is that it can co-simulate both
hardware and software. In addition, it delivers adequate
performance because of the inherent high efﬁciency
of C++, and the comprehensive free available C++
related resources. SystemC was standardised in
2005 as IEEE 1666TM and currently only supports
the discrete-event models of computation (MoC).
However, other MoCs are supported by SystemC-
AMS, which serves as extension to SystemC, to
support mixed discrete-continuous system modelling
and simulation [5]. Fig. 1 represents the layered
structure of SystemC and its analogue/mixed signal
(AMS) extension. Based on the exsiting SystemC
kernel, continuous-time SystemC-AMS MoCs are
added on top of a synchronization layer which is in
charge of the communication between the SystemC
kernel and the static scheduling or other speciﬁc
solvers, such as linear network (LN) and linear signal
ﬂow (LSF) solvers.
SystemC and SystemC-AMS Framework
SystemC-AMS
SystemC
Programming Language C++
SystemC Simulation Kernel
Event Driven
DE MoC
Synchronization Layer
Timed Data Flow
(TDF)
Linear Signal Flow
(LSF)
Electrical Linear
Networks (ELN)
Static SchedulerLinear DAE Solver
Fig. 1. SystemC-AMS modelling mechanism
In this work, the focus is on how to model the building
blocks of RF transmitters SystemC/AMS, in order
to facilitate the system level simulation and early
design space exploration. With the help of simulation
results, it can guide us to identify the suitable
architecture and derive the design speciﬁcations.
Since the transmitter frontend is modelled with
SystemC which is compatible to C++, it can be
cosimulated seamlessly with various other IP blocks
written in C++.
This paper is organized as follows. Section II presents
the state-of-the-art RF transmitter architectures with
as many digital parts being of interest. In Sec III, the
details about the design ﬂow of Systemc/AMS mod-
elling,simulation and evaluation are described. The
complete design ﬂow consisting of simulation and
evaluation is described . Then, a high digital centric
RF-DAC based transmitter is detailed in Sec IV. In
Sec V the simulation results and derivation of spec-
iﬁcations for each building blocks are analysed. The
paper is concluded and summarised in Sec VI.
II. RF TRANSMITTER ARCHITECTURE
The design of feasible and reconﬁgurable RF
transmitters for wireless applications faces many
challenges at both architecture and circuit level.
Many factors impact the choice of transmitter
architectures, such as data rate, capability of
multiband/multistandard operation and the trade-
offs between the output power, the efﬁciency
and the required linearity [6]. Generally, an RF
transmitter performs modulation, upconversion and
power ampliﬁcation. Due to the high integration of
CMOS digital circuits and its easy adaption to new
applications, the design of RF transmitter trends to be
digitalised.
From the transmitter point of view, the key aspects
are power efﬁciency and linearity. Furthermore, the
transmitted signal should be limited to the frequency
band to meet air interface speciﬁcations complying
e.g. the adjacent channel power ratio (ACPR) and
spectrum emission mask (SEM). The power ampliﬁer
(PA) has the highest power level in the transmitter
chain, which means that its linearity and power
efﬁciency are critical to the overall performance of
transmitters.
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High data rate modulation schemes are applied to
improve the channel capacity, and usually generate
signals having nonconstant envelope and high dynamic
ranges, due to both phase and amplitude modulation.
Therefore, high linear power ampliﬁer should be
used to avoid signal distortion and power spectrum
emission to the adjacent channel. However, linearity
and power efﬁciency in RF transmitter are conﬂicting
requirements. Therefore, advanced solutions regarding
transmitter architecture have been presented, which
use switching-mode PAs to make both high data rate
and power efﬁciency possible.
∆Σ modulator is frequently applied in the cartesian
modulation to shape the quantisation noise. In the work
of [7] and [8], lowpass ∆Σ modulator was employed
for a cartesian transmitter. Since there is only 1 bit at
the output of lowpass ∆Σ modulator, swithing-mode
PAs can be utilised to achieve high energy efﬁciency.
The I/Q bandpass ∆Σ transmitter architecture proposed
in [9] presents another high-efﬁciently candidate. The
architecture is shown in Fig. 2. In this proposed archi-
tecture, two bandpass ∆Σ modulators are used instead
of a single one to alleviate the bandwidth requirement.
Bandpass
¨0RGXODWRU
Bandpass
¨0RGXODWRU
PA
Digital
IQ
Modulator
I
Q
PA
In-phase
power combiner
Fig. 2. I/Q bandpass ∆Σ transmitter architecture from [9]
Linear ampliﬁcation with nonlinear components
(LINC) or outphasing RF transmitter architectures
are another linearization techniques reported in
the literature [10], [11]. This enables a linear power
ampliﬁer by using nonlinear building blocks. A design
proposed in [12] is shown in Fig. 3. This architecture
can generally improve the power efﬁciency of the
PA. However, it is quite challenging to use PLL
for wideband phase modulation, especially for LTE
signals. Futhermore, two PLLs on the same chip
raise the complexity as well. Besides, it is quite
time consuming to simulate a PLL, although at
SystemC level. Alternatively, quadrature modulation
can be used for the phase modulation in LINC
transmitter architecture as well, as shown in Fig. 4.
This approach can remove the challenge on PLL
by using quadrature modulation for phase instead.
However, 4 mixers are used in this approach, which
results in the increase of complexity. At the simulation
point of view, it is required to model the mismatch
effect for inphase/quadrature path and leakage in
mixer as well. Another achitecture separating phase
and outphasing modulation was proposed in [13].
In this system, the outphasing vectors are created
in two steps as shown in Fig. 5. In the ﬁrst step,
the phase of a voltage controlled oscillator (VCO)
operating at carrier frequency, is modulated by θ .
Then, the outphasing angle φ is applied by delaying
or advancing the output of VCO. In this architecture,
only one PLL is required instead of two.
I
Q
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S
ș+ࢥ
ș-ࢥ
PA
PA

PD/CP
Frac. N
Div.
LP
PD/CP
Frac. N
Div.
LP
d(ș-ࢥ)/dt
d(ș+ࢥ)/dt
Fig. 3. LINC RF transmitter architecture from [12]
There is also another attractive transmitter architecture
for power efﬁciency enhancement by using ampli-
tude/phase instead of in-phase/quadrature (IQ) modu-
lation, and the resulting transmitter system is typically
referred to as polar transmitter. Fig. 6 shows the
polar RF transmitter architecture proposed in [14].
This polar ∆Σ modulation (PDSM) solved the noise
convolution problem and can provide robust in-band
signal to noise performance with a moderate oversam-
pling rate. In Fig. 7 a PLL based polar transmitter
is shown, in which either analog PLL or all digital
PLL (ADPLL) [15] can be used to provide good
phase resolution. This approach has low complexity,
low power consumption and is capable of modulating
low data rate signals, e.g. GSM signals which has a
transmission data rate of 270.833 kbps. Nonetheless,
it is not suitable for wideband signals due to its long
settling time [16]. Fig. 8 shows another approach using
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Fig. 4. LINC RF transmitter architecture based on quadra-
ture modulator
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Fig. 5. LINC RF transmitter architecture from [13]
a quadrature modulator for phase modulation. The
constraints coming form settling time do not exist in
this structure. However, two mixers cannot only cause
gain and phase mismatches regarding I/Q pathes, but
also increase the hardware complexity.
Baseband Polar ¨
I
Q
1 bit AM
Phase
PA
Switching PA
DC Supply
Output Filter
RF Carrier
Fig. 6. Polar RF transmitter architecture from [14]
Besides, a pulse-width-modulation (PWM) RF trans-
mitter is a potential alternative as well, as shown in
Fig. 9, which is implemented in [17] on an FPGA.
In this architecture, amplitude information is mod-
ulated on the duty ratio of a square wave which
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Fig. 7. Polar RF transmitter architecture based on PLL
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Fig. 8. Polar RF transmitter architecture based on quadra-
ture modulator
can be followed by a switching-mode power am-
plifer. Based upon this, phase information can be
modulated on a square wave as well, therefore it is
called pulse-width/position-modulation (PWPM) RF
transmitter [18].
Pulse-shaping and Interpolation
Pulse-shaping and Interpolation
I
Q
{0,1,0,-1}
{1,0,-1,0}

L
L
Duty ratio
quantiser
Duty ratio
quantiser
PWM
generator
PWM
generator
PA
Fig. 9. RF PWM transmitter architecture from [17]
III. SIMULATION AND EVALUATION PLATFORM
As described in Sec. II, there are several potential
transmitter architectures. For each application, one
most suitable architecture should be found and the
speciﬁcation of each block in the transmitter should
also be derived. Modelling and simulation is a very
useful methodology for this purpose, especially
when the system is too complex to be evaluated by
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formular analysis. In this Section, a ﬂow consisting
of simulation and evaluation is introduced.
The simulation and evaluation platform in this work
is demonstrated in Fig. 10. There are three compiled
intellectual property (IP) libraries. One is the C++
library consisting of various algorithmic routines,
such as fast Fourier transform (FFT), Cordic, source
coding and channel coding. One is the SystemC IP
library, which contains compiled models of digital
transmitter blocks, such as Gaussian minimum-shift
keying (GMSK), root-raised cosine (RRC) ﬁlter,
orthogonal frequency-division multiplexing (OFDM),
element-select-logic (ESL), RF-DAC, baseband
signals of LTE, GSM and WLAN, etc. At last, there
is one SystemC-AMS IP library, which includes
analogue/mixed-signal models, such as mixer, PA,
voltage-controlled oscillator (VCO), phase-locked
loop (PLL), etc.
The transmitter architecture is described in a C++
ﬁle, in which the used modules are instanced with
speciﬁed parameters and connected with each other.
This architecture ﬁle can be compiled and linked with
the SystemC and SystemC-AMS IP libraries by GNU
C++ compiler and linker to generate an executable ﬁle.
During the simulation, the speciﬁed signals are
dumped into a value change dump (VCD) ﬁle,
which can be used for the evaluation. There are no
built-in functions to read VCD ﬁle. Therefore, an
interface called VCD parser is written to read the
VCD ﬁle and transform it to the format which can
be processed further in Matlab. Several evaluation
functions are implemented to get parameters, such
as the power spectral density (PSD), error vector
magnitude (EVM), adjacent channel power ratio
(ACPR), signal-to-noise ratio (SNR), and bit error
rate (BER).
It is worth mentioning that this platform can be
extended easily by adding more models in the
SystemC/AMS IP and C++ algorithm libraries as
well as more Matlab functions for data evaluation.
Various transmitter architectures can be simulated
and evaluated by enriching the libraries of models
and evaluation functions. With this platform, design
space exploration, simulation and veriﬁcation of
transmitter architectures can easily be completed. In
the following, several important blocks are represented
in detail.
RF Transmitter
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GNU C++
Compiler and Linker
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Simulation
VCD Trace File
VCD Parser
& Evaluation
Results
Matlab
SystemC
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Library
SystemC
AMS IP
Library
C++
Library
RF-DAC
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RRC Filter
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Up/Down Sampling
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«...
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FFT/IFFT
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Random Number
Channel Coding
Source Coding
Fading Channel
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«...
Eye-diagram
EVM
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BER
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Fig. 10. Platform for exploration of RF transmitter archi-
tecture
A. Digital Signal Generation
In order to simulate the transmitter, baseband signals
of different standards at physical layers should be pro-
vided. In Fig. 11 and 12, baseband signals of GSM,
WLAN 802.11 a/g and LTE uplink are generated
using according blocks. In GSM, GMSK modulation
with a time-bandwidth-product (BT) of 0.3 is used.
This model can be reused for Bluetooth as well by
changing the value of BT to 0.5. The generation of
WLAN 802.11 a/g and LTE Uplink are quite similar,
since they both use OFDM for baseband modulation.
The difference is that WLAN has an OFDM of 64
subcarriers, among which 52 subcarriers of 312.5 kHz
are used. LTE has an OFDM of 2048 subcarriers,
among which a different amount of subcarriers can
be used according to the bandwidth.
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Fig. 11. Digital signal generation of GSM
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Fig. 12. Digital signal generation of LTE Uplink
B. Power Ampliﬁer
The power ampliﬁer in this work is modelled using
the Saleh model [19]. Assuming the baseband
signal is quadrature modulated as inphase/quadrature
components,
I(t) = A(t)cos(Φ(t)),Q(t) = A(t)sin(Φ(t)) (1)
and the output of power amplifer is y(t),
y(t) = g [A(t)] · cos[ωc · t +Φ(t)+φ [A(t)] (2)
the AM/AM and AM/PM distortion of Saleh model
is represented with g [A(t)] and φ [A(t)], respectively.
According to the work in [19], two paramters, αa and
βa are used to identify the amplitude distortion. For
phase distortion, two other parameters, αφ and βφ are
used as well.
g(A) =
αa ·A
1+βa ·A2 φ(A) =
αφ ·A2
1+βφ ·A2 (3)
Generally, 4 parameters are used for the conﬁguration
of PA and they are gain (Gv), 1dB compression point
(P1dB), phase distortion at the 1dB compression point
(φA1dB) and maximal phase distortion (φmax). These
4 parameters are different to those in Saleh model.
Assuming a 3rd order polynomial model is used, then
4 parameters, αa, βa, βφ and αφ , are derived for the
calculation of g(A) and φ(A) in Saleh model.
αa = 10Gv/20 (4)
βa =
1−10− 120
A21dbcp
(5)
βφ =
φA1dB
φmax−φA1dB
· 1
A21dbcp
(6)
αφ = φmax ·βφ (7)
IV. RF-DAC TRANSMITTER ARCHITECTURE
In this section, a new RF-DAC transmitter architecture
is introduced and the functionality of each block is
explained. Basically, the RF-DAC is a combination
of a current-steering DAC and a mixer, and it was
proposed at ﬁrst by Luschas [20]. Since there is no
ﬁlter between the DAC and mixer, it reduces the
complexity of system. In order to mitigate the effects
of switching distortion, the oscillating waveform
should be set to be a multiple (k ∗ fs) of the sampling
frequency fs.
The RF-DAC transmitter architecture proposed in [21]
is shown in Fig. 13. It employs a digital intermediate
frequency (IF) quadrature mixer, and a bandpass ∆Σ
modulator and an RF-DAC. However, in this the direct
upconversion architecture is modelled. Therefore, two
RF-DACs are employed for inphase/quadrature path
and there is no IF quadrature mixer anymore.
L

L
Pulse-shaping and Interpolation
Pulse-shaping and InterpolationDigital
IQ
Modulator
I
Q
Digital IF
{0,1,0,-1}
{1,0,-1,0}
BP
¨
RF
DAC
Local Oscilator
PA
Fig. 13. RF DAC transmitter architecture from [21]
Fig. 14 shows the detailed block diagram of the
RF-DAC based transmitter in this work. As shown,
the digital baseband signal is generated on the left
hand side. The signal can be either orthogonal
frequency-division multiplexing (OFDM) signal in
the case of LTE downlink, or single-carrier frequency
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division multiple access (SCFDMA) signal, in the
case of LTE uplink. Each subcarrier can be modulated
by differenct techniques, such as QAM, QPSK,
GMSK, etc, and each subcarrier has a deﬁned
frequency spacing (15 kHz for LTE, 312.5 kHz for
WLAN 802.x). Actually, it is very convenient to
have reconﬁgurable parameters in SystemC. Either
constructor parameters or template parameters can be
used. Besides, many other IP blocks can be reused,
e.g. FFT. Therefore, in the OFDM block, one does
not need to program FFT on the scratch. Free and
efﬁcient FFT code can be reused, which saves us
certain effort. In order to improve the immunity to
multipath fading, cyclic preﬁx is appended at the
front of each OFDM/SCFDMA symbol. Normally,
LTE deﬁnes the cyclic preﬁx length of 4.7 us, i.e. 144
samples. In order to cover large cell scenarios, cyclic
preﬁx can also be extended to a length of 16.7 us
(512 samples).
Then, the baseband data is separated into inphase, I ,
and quadrature, Q, part. They are further processed for
pulse-shaping by root-raised-cosinus (RRC) ﬁlter to
minimise intersymbol interference (ISI) and perform
matched ﬁltering at the receiver. For the modelling
of ﬁlter, speciﬁcations are given to matlab routines
which derive the implementation details, e.g. the
order of ﬁlter and tap coefﬁcents. Then, SystemC
models based on these parameters can be generated
automatically. It facilitates us to simulate different
ﬁlters and assist us to ﬁnd the optimal candidate.
High bit resolution should be used in the digital
ciruitry to keep the quantisation noise below
acceptable level. However, more bits means more area
and power dissipation for the RF-DAC. Therefore,
a ∆Σ modulator is used to reduce the bit resolution
by applying noise-shaping technique to quantisation
errors.
Nonlinearities in multibit current-steering DAC origi-
nate from static and dynamic mismatch and switch-
ing imperfections. Data-weighted-averaging (DWA),
tree-structured (TS) and segmented mismatch shap-
ing (MMS) techniques are introduced to avoid the
nonlinearity. The element-selection-logic (ESL) block
before the RF-DAC is in charge of MMS by appling
DWA, TS or segmented MMS algorithms. After this,
the RF-DAC is used to perform the digital-to-analogue
conversion and upconversion to carrier frequency, fol-
lowed by a bandpass butterworth ﬁlter. At last, a linear
power ampliﬁer (PA) is used to amplify the transmitted
signal.
V. SIMULATION RESULTS
In the following, the simulation results of the RF-
DAC based transmitter modelled in SystenC/AMS in
Fig. 14 are represented. According to these results,
some design speciﬁcations can be derived for each
blocks.
Table 1: Conﬁguration of baseband signal
Block Conﬁguration
QAM rectangular 16 QAM
SC Mapping distributed mapping
SCFDMA subcar.(1200), ifft(2048), cp(144), roll-off(51)
The baseband signal settings are shown in Table 1.
For the modulation of each subcarrier, 16-QAM is
used. According to the LTE uplink speciﬁcation,
OFDM is used for modulation. Among the total 2048
carriers, 1024 subcarriers are used, so the bandwidth
is about 15.36 MHz (each subcarrier has a symbol
rate of 15 kHz). To create guard intervals in front of
each symbol, cyclic preﬁx of 144 samples (4.7 us for
a medium-size cell scenario) are appended. Besides
a windowing of 51 samples (2.5 % of a complete
symbol samples) is used to smoothen transition
between symbols.
Pulse shaping is used to improve ISI. In this work, a
RRC ﬁlter having a roll-off factor 0.22 and over sam-
pling rate (OSR) of 4 is applied. The power spectrum
density after the RRC ﬁlter is shown in Fig. 15, which
has about 60 dB suppression at the ﬁrst image.
As mentioned in Sec. II, the oscillating frequency
should be mutiples of the sampling frequency to reduce
glitches. In this RF-DAC transmitter, the factor is
set to 3. Therefore, the signal should be upsampled
and ﬁltered to around 800 MHz. Fig. 16 shows the
spectrum after the interpolation ﬁlter, which consists
of two FIR ﬁlter of 23rd and 20rd order.
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Fig. 14. Block diagram of the RF-DAC based transmitter
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Fig. 15. Power density spectrum after pulse shaping of the
RRC ﬁlter
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Fig. 16. Power density spectrum of signal after upsampling
and interpolation ﬁlters
In order to have sufﬁcent low quantisation noise, the
digital signals are processed with 14 bit resolution in
building blocks before DSM. However, this is quite
challenging for following building block, i.e. RF-
DAC, therefore ∆Σ modulator is used to reduce the
bit resolution. Noise shaping from 1st to 3rd order
∆Σ is simulated, and the resulting output spectra are
compared in Fig. 17. As expected, the 3rd order ∆Σ
modulation gives the best performance.
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Fig. 17. Power density spectrum of 1st , 2nd , and 3rd order
Σ∆ modulator
Different bit resolution of the 3rd ∆Σ modulator are
simulated as well and shown in Fig. 18. With 9 bit
resolution, the quantisation noise is about 95 dB lower
than the signal at 20 MHz offset frequency.
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Fig. 18. Comparison of different bit resolutions of Σ∆
modulator
In an RF-DAC, the static mismatches between the
current cells are inevitalbe. Monte Carlo simulations at
schematic level shows a static mismatch of 10 %, and
in this work we assume the mismatches are normally
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distributed. In Fig. 19 several MMS approaches are
compared, assuming the static mismatch σ = 0.1 and
no dynamic mismatch. For the static MMS, the 1st
order TS and DWA approaches are compared, while
for the dynamic MMS, the Return-to-Zero (RTZ) and
no dynamic MMS are compared. As further shown
in Fig. 19, the DWA MMS without dynamic MMS
approach has nearly the same performance as the
1st order TS MMS without dynamic MMS. Both
have about 15 dB more suppression for mismatch
noise compared to nonstatic MMS. In this simultion
we assume there is no dynamic mismatch, therefore,
the RTZ dynamic MMS approache even worsens the
performance compared to no dynamic MMS.
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Fig. 19. Comparison of mismatch shaping appproaches
(σ = 0.1, ∆τ = 0)
In Fig. 20, besides static MMS, we also take dynamic
mismatches of ∆τ = 0.05 into account. The simulation
results show that, it is worth to apply the RTZ MMS
for dynamic mismatches. This leads to 4 dB and
10 dB more suppression for static DWA and 1st order
TS MMS approaches, respectively. For the following
simulations, the DWA and RTZ MMS approaches are
used due to their simple implementations.
Based on these results, the speciﬁcations of each
block are derived and summarised in Table 2. These
speciﬁcations are used as parameters for each SystemC
or SystemC-AMS model. In this case study, 64-QAM
and 2048 OFDM modulation is applied for a symbol
stream of 30.72 MS/s, followed by a RRC ﬁlter with
OSR of 4, roll-off factor of 0.22 and order of 56.
The last stage is a PA, which is modelled with a
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Fig. 20. Comparison of mismatch shaping appproaches
(σ = 0.1, ∆τ = 0.05)
gain of 20 dB, P1dB compression point of 28 dBm,
0.1 rad phase distortion at P1dB and a maximal phase
distortion of 1 rad. The simulated output PSD of the
RF-DAC transmitter shows an suppresion of out-of-
band emmisions of more than 60 dB, as shown in
Fig. 21. The simulation of a data stream of 4 s of
the equivalent baseband model is about 43.76 s on a
duo CPU at 3.0 GHz and 4 GB of memory.
Table 2: Speciﬁcations of each block in the RF-DAC Tx
Block Speciﬁcations
RRC osr(4), roll-off(0.22), delay(7), order(56)
SDM 3rd order single loop Σ∆ modulator, bits(9), osr(7)
ESL DWA (static MMS), RTZ (dynamic MMS)
RF-DAC σ = 0.1 (stat.), ∆τ = 0.05 (dyn.)
BP 2nd order butterworth ﬁlter, quality factor Q=10
PA gain(20 dB), P1dB(28 dBm), φ1dB(0.1), φmax(1)
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Fig. 21. Power spectral density at the output of the modelled
RF-DAC transmitter
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VI. CONCLUSION
The paper describes the system level modelling ap-
proach for a selected RF transmitter architecture using
SystemC and System-AMS. Digital blocks are mod-
elled with SystemC, while analogue/RF blocks are
modelled with SytemC-AMS. The concept is proven
that the digital and analogue/mixed-signal blocks mod-
elled with SystemC or SystemC-AMS, respectively,
can be co-simulated seamlessly. Based on the simula-
tion results, design speciﬁcations are derived for each
block. A platform integrating modelling, simulation
and evaluation is developed. This platform can be
applied for exploring design speciﬁcation and system
veriﬁcation of future digital-centric RF transmitter
frontends.
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